What does layout of NAND gate look in FinFET technology (SOI or Bulk)?

I work on microelectronics reliability, mainly on soft errors, SET characterization and prediction in CMOS technologies. I'm looking for a layout description of a NAND gate designed in FinFET...

27 January 2014 8,561 10 View