What is the optimal logic depth per pipeline stage (in FO4) for a high-performance RISC microprocessor?

This is a question without a single answer, since there are many variables and dependencies here which are impossible to pin down, and will change according to design parameters, technology...

01 January 1970 2,937 8 View