2 Questions 9 Answers 0 Followers
Questions related from Hugo Décharnes
I was wondering if modern, high-end processors' register files are double-pumped, and how many ports they can have.
30 December 2014 7,349 2 View
I'm trying to guess what are L1 caches typical pipeline stages. The attached file describes a 3-cycle one, like those found in Silvermont, Jaguar, and Cortex-A9. The notation conventions are: blue...
12 November 2014 5,324 15 View