How to interact with internal memory of FPGA and connect it a signal or array inside a module?

I am trying to implement a processor tile on FPGA using vivado but it is taking too long to synthesize design due to large amount of Instruction and Data Memory. Currently, I have put complete...

06 January 2021 8,493 1 View