How can I verify the design on the FPGA ZedBoard?

I have designed AXI Interconnect to connect 4 masters and 1 slave using SystemVerilog and Vivado Tool. The simulation stage of the design is working well. In the design, there are more I/O pins...

07 January 2021 8,592 2 View