please help in the matter regarding an VHDL code and its synthesis in two different tools say Xilinx and synplify for the same code.

Since Synplify Pro gives re timing option and hence results improves after that, hence what exactly it do and how to incorporate that in our architecture without the help of tool.

thanks looking for inputs