Like in the case of converter design we require low ESR value of the output capacitor to minimise the output voltage ripple.

Similar questions and discussions