A digital functions can be implemented in software and hard ware. Implementing the digital function on microcomputer is accomplished by using high level computer language such as C or an alternative. This is called software implementation. Implementing the digital functions on hard ware can be accomplished by using hardware description language HDL such as VHDL and Verilog. You can implement them in field programmable gate array FPGA or ASIC. The timing is considered in the phase of the design of the system building blocks and when assembling the whole system.

Every block must have its suitable clock and control signals in addition to the input and output signals in addition to input and output buffered.In case of interconnecting building blocks together there must be a global timing and control of the whole system for operating in harmony.

Best wishes

Thankyou for your answers mr Abdelhalim Zekry and ms Aparna Sathya Murthy . I am using a general purpose programming language but as a HDL, to describe both behavioural and structural descriptions but ( as you can see in the picture attached) at the algorithmic/microarchitectural level only. So what I am asking is whether what you have said to me ( which you made it clearer for me) is still applicable at that level?

Kind regards.

Okay ^^ thank you for the help ms Aparna Sathya Murthy it's appreciated.

Dear Abir,

I would like to add to Aparna that according to your level of abstraction, you showed your micro structure architecture which is the functional block diagram of the intended digital system. So, from the beginning you do not seek software implementation. other wise you will stop at the behavioral model since you can implement the algorithm on your computer.

But i see that you would like to make hardware implementation, is that okay?, since you developed a structural model. If you want to go to to the logic level you have to describe this model with HDL. This description can be implemented on FPGA or ASIC. Also you can prototype it on FPGA and produce it in ASIC. There are CAD tools to translate from the higher level to the lower level down to the physical level.

I like your representation of the abstraction levels.

Best wishes

Thank you a lot sir Abdelhalim Zekry for the clarification. Actualy no I will not go till the physical implementation, my goal is to do just the functional -high level- verification using formal methods. As for the representtion i can't take credit, I found it in an article. It is the Gajski-kuhn y chart.

Thank you again sir.

Thank you a lot sir Fateh Boutekkouk

Best regards

When we using behavioral modeling in Hardware description language, it becomes an highest level of abstraction,once you do all the stuffs with bluespec environment with system verilog ,it becomes an very high level language.....