Why is r/w signal given first and then chip enable is given later during read operation in DRAM?

I  read in a book. I feel that firstly chip enable is given and then r/w signal.

03 June 2015 8,145 1 View