Is writing a VHDL code using state machine always the best or not ? If not then in which conditions should we prefer it?

VHDl code for UART is somewhat lengthy using state machine ,so i am thinking to implement it without state machine .is it best??

21 December 2015 2,854 4 View