Q1: If we want to relax a superlattice of a 2d semiconductor by optimisation using DFT how to choose the interlayer distance b/w layers for input?

If we are working on bi layer of 2-dimensional semiconductor.

01 February 2024 7,698 6 View