How can I detect miss routing in a Verilog NoC simulator?

I do not want to modify my RTL design, I am looking for a verification method to detect a miss routing fault. Is it fine to compare the routing able of golden run and fault runs?

12 December 2014 7,840 2 View