I am not sure if you are asking the right question. I suppose what you wish to do is to model an ECG signal in Verilog. Whether XILINX has anything to do with it is something you need to ask. If your intention is to model a time-varying signal in Verilog, I would think you may have to auto-generate a Verilog testbench.